Skip to main content

consultas Oracle


1.
select employee_id, first_name
from employees
where upper(first_name) like '%R%';

2.
select employee_id, first_name, job_id, department_id
from employees
order by job_id, department_id ;

3.
select employee_id, first_name, job_id, comission_pct
from employees
where comission_pct is null;

4.
select first_name
from employees
where upper(first_name) like '_L%';

5.
select distinct job_id
from jobs;

6.1
select first_name, job_id
from employees
where department_id in (10,60);

6.2
select first_name, job_id
from employees
where department_id like 10 or department_id like 60;

7.
select first_name, comission_pct
from employees
where comission_pct > 0.3;

8.
select first_name, salary, department_id
from employees
where department_id=50
order by salary desc;

9.
select first_name
from employees
where first_name like '____';

10.
select first_name, job_id
from employees
where employee_id in (148,149)
order by first_name;

11.
select first_name, last_name, salary, job_id
from employees
where upper(first_name) like '%L%' and job_id like 'SA_REP' and salary >9600;

12.
select first_name, employee_id
from employees
where employee_id between 170 and 177;

Comments

Popular posts from this blog

ALU ( arithmetic logic unit ) vhdl codigo

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity operaciones is port( clk: in std_logic; switch1,switch2,push1,push2: inout std_logic; display: out std_logic_vector (7 downto 0):="00000000"; leds, anodos: out std_logic_vector (3 downto 0):="0000"); end operaciones; architecture Behavioral of operaciones is signal barrido,bleds,modo: std_logic_vector (1 downto 0):="00"; signal break,break2: std_logic :='0'; signal mode,anod: std_logic_vector (3 downto 0):="0000"; signal contador: std_logic_vector (9 downto 0):="0000000000"; signal disp,disp1,disp2,disp3: std_logic_vector (7 downto 0):="00000010"; signal x,y,z,w: std_logic_vector (3 downto 0):="0000"; signal x2,y2,z2,w2: std_logic_vector (3 downto 0):="0000"; signal matr: std_logic_vector (3 downto 0):="0000"; signal dispa,disp1a,disp2a,disp3...

Multiplexor ( codigo ) vhdl

library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity Multiplexor is     Port ( a : in  STD_LOGIC;            b : in  STD_LOGIC;            c : in  STD_LOGIC;            d : in  STD_LOGIC;            sel : in  STD_LOGIC_VECTOR (1 downto 0);            x : inout  STD_LOGIC); end Multiplexor; architecture Behavioral of Multiplexor is signal g:std_logic; begin process (a,b,c,d,sel) begin if sel = "00" then x<=a; elsif sel = "01" then x<=b; elsif sel = "10" then x<=c; else x<=d; end if; end process; end Behavioral;

Adobe Flash Player ( Standalone ) Installer

para descargar los instaladores Offline de Adobe Flash Player nos debemos dirigir a la siguiente direccion: https://helpx.adobe.com/flash-player/kb/installation-problems-flash-player-windows.html donde podemos encontrar para Internet Explorer, serian los dos primeros, si queremos que sean para Chrome, Firefox, etc... seleccionamos el Adobe Flash Player Plug in. Internet Explorer EXE Firefox NPAPI EXE Opera, Chrome PPAPI EXE