Skip to main content

consultas Oracle


1.
select employee_id, first_name
from employees
where upper(first_name) like '%R%';

2.
select employee_id, first_name, job_id, department_id
from employees
order by job_id, department_id ;

3.
select employee_id, first_name, job_id, comission_pct
from employees
where comission_pct is null;

4.
select first_name
from employees
where upper(first_name) like '_L%';

5.
select distinct job_id
from jobs;

6.1
select first_name, job_id
from employees
where department_id in (10,60);

6.2
select first_name, job_id
from employees
where department_id like 10 or department_id like 60;

7.
select first_name, comission_pct
from employees
where comission_pct > 0.3;

8.
select first_name, salary, department_id
from employees
where department_id=50
order by salary desc;

9.
select first_name
from employees
where first_name like '____';

10.
select first_name, job_id
from employees
where employee_id in (148,149)
order by first_name;

11.
select first_name, last_name, salary, job_id
from employees
where upper(first_name) like '%L%' and job_id like 'SA_REP' and salary >9600;

12.
select first_name, employee_id
from employees
where employee_id between 170 and 177;

Comments

Popular posts from this blog

Multimetro ( codigo ) vhdl

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity Multimetro is port( clk: in std_logic; tst: inout std_logic_vector (3 downto 0); display: out std_logic_vector (7 downto 0):="00000000"; leds, anodos: out std_logic_vector (3 downto 0):="0000"); end Multimetro; architecture Behavioral of Multimetro is signal barrido: std_logic_vector (1 downto 0):="00"; signal anodo: std_logic_vector (3 downto 0):="0000"; signal contador: std_logic_vector (3 downto 0):="0000"; signal disp,disp1,disp2,disp3: std_logic_vector (7 downto 0):="00000010"; signal x,y,z,w: std_logic_vector (3 downto 0):="0000"; begin process(clk) begin if(clk'event and clk='1') then barrido<=barrido+'1'; if contador contador<=contador+'1'; elsif contador>tst then contador<="0000...

Cronometro (codigo) vhdl

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity cronometro is     Port ( display : out  STD_LOGIC_VECTOR (7 downto 0);            clk, reset, enc : in  STD_LOGIC;            An  : out  STD_LOGIC_VECTOR (3 downto 0)); end cronometro; architecture Behavioral of cronometro is signal contador: std_logic_vector  (3 downto 0) :="0000"; signal segundos: std_logic_vector  (13 downto 0) :="00000000000000"; signal contador1: std_logic_vector  (3 downto 0) :="0000"; signal DecSeg: std_logic_vector  (9 downto 0) :="0000000000"; signal contador2: std_logic_vector  (3 downto 0) :="0000"; signal CentSeg: std_logic_vector  (7 downto 0) :="00000000"; signal Anodos: std_logic_vector (1 downto 0 ):="00"; begin Process (clk, reset, contador, segundos) begin if (clk'event and clk = '1') then ...